











**TPD4E001** 

SLLS682L-JULY 2006-REVISED MAY 2016

# TPD4E001 Low-Capacitance 4-Channel ESD-Protection for High-Speed Data Interfaces

#### Features

- IEC 61000-4-2 ESD Protection (Level 4)
  - ±8-kV Contact Discharge
  - ±15-kV Air-Gap Discharge
- 5.5-A Peak Pulse Current (8/20-µs Pulse)
- IO Capacitance: 1.5 pF (Typical)
- Low Leakage Current: 1 nA (Maximum)
- Low Supply Current: 1 nA
- 0.9-V to 5.5-V Supply-Voltage Range
- Space-Saving DRL, DBV, DCK, DPK, and DRS Package Options
- Alternate 2, 3, 6-Channel options Available: TPD2E001, TPD3E001, TPD6E001

## **Applications**

- **USB 2.0**
- Ethernet
- FireWire™ Serial Bus
- **LVDS**
- **SVGA Video Connections**
- Glucose Meters

## 3 Description

The TPD4E001 is a four-channel Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diode array. The TPD4E001 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4). This device has a 1.5-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces. The ultra low leakage current (< 1 nA maximum) is suitable for precision analog measurements in applications like glucose meters and heart rate monitors.


The TPD4E001 is available in DRL(SOT), DBV (SOT-23), DCK (SC-70), DRS (QFN), and DPK (PUSON) packages and is specified for -40°C to +85°C operation. See also TPD4E1U06DCKR TPD4E1U06DBVR which are p2p compatible with TPD4E001DCKR and TPD4E001DBVR. offer higher IEC protection, capacitance, lower clamping voltage, and eliminate the input capacitor requirement.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TPD4E001	COT (C)	1.60 mm × 1.20 mm				
	SOT (6)	2.90 mm × 1.60 mm				
	SC70 (6)	2.00 mm x 1.25 mm				
	USON (6)	1.60 mm × 1.60 mm				
	SON (6)	3.00 mm × 3.00 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Application Schematic





<b>T</b> -	<b>I</b> _	-	_ £	<b>^</b> -	nte	4
19	n	10	$\Delta T$		nto	ntc
10	•	16	OI.	$\mathbf{v}$	IILE	111.3

1	Features 1	7.3 Feature Description
2	Applications 1	7.4 Device Functional Modes
3	Description 1	8 Application and Implementation
4	Revision History2	8.1 Application Information
5	Pin Configuration and Functions 4	8.2 Typical Application
6	Specifications5	9 Power Supply Recommendations 1
•	6.1 Absolute Maximum Ratings	10 Layout 1
	6.2 ESD Ratings	10.1 Layout Guidelines1
	6.3 ESD Ratings: Surge Protection	10.2 Layout Example 1
	6.4 Recommended Operating Conditions	11 Device and Documentation Support 12
	6.5 Thermal Information	11.1 Related Links 1
	6.6 Electrical Characteristics	11.2 Community Resources 1
	6.7 Typical Characteristics	11.3 Trademarks1
7	Detailed Description 8	11.4 Electrostatic Discharge Caution 1
	7.1 Overview 8	11.5 Glossary1
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable Information

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision K (January 2015) to Revision L	Page
•	Added frequency test condition to Channel input capacitance in the Electrical Characteristics table	
<u> </u>	Added Community Resources	12
Cl	nanges from Revision J (December 2013) to Revision K	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
CI	nanges from Revision I (September 2012) to Revision J	Page
•	Updated Description.	1
<u>•</u>	Removed Ordering Information table.	4
Cł	nanges from Revision H (August 2012) to Revision I	Page
•	Added DCK2 package to Pin Out drawings.	4
<u>•</u>	Updated Electrical Characteristics table	6
Cl	nanges from Revision G (December 2011) to Revision H	Page
•	Updated TOP-SIDE MARKING column in ORDERING INFORMATION table.	4
Cl	nanges from Revision F (May 2011) to Revision G	Page
•	Updated document formatting.	1
•	Added DPK (PUSON) package and package information.	4

Submit Documentation Feedback






Changes from Revision E (April 2011) to Revision F	Page
Added Peak Pulse Waveform Graph to Typical Operating Characteristics	
Changes from Revision C (April 2007) to Revision D	Pago
Added DBV (SOT-23) package and package information	



## 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN		DESCRIPTION
NAME	DRS, DRL, DPK NO.	DBV, DCK NO.	DESCRIPTION
IOx	1, 2, 4, 5	1, 3, 4, 6	ESD-protected channel
GND	3	2	Ground
V <sub>CC</sub>	6	5	Power-supply input. Bypass V <sub>CC</sub> to GND with a 0.1-µF ceramic capacitor.
N/A	Exposed Thermal Pad (DRS package only)	_	Exposed thermal pad. Connect to GND or leave floating.



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>CC</sub>			-0.3	7	V
V <sub>I/O</sub>	IO voltage tolerance		-0.3	$V_{CC} + 0.3$	V
I <sub>(Surge)</sub>	IEC 61000-4-5 peak pulse curre	nt ( $T_P = 8/20 \mu s$ ), IOx pins		5.5	Α
P <sub>(Surge)</sub>	IEC 61000-4-5 peak pulse power ( $T_P = 8/20 \mu s$ ), IOx pins			100	W
$T_{J}$	Junction temperature			150	°C
	Dump tomporature (coldering)	Infrared (15 s)		220	°C
	Bump temperature (soldering)	Vapor phase (60 s)		215	
	Lead temperature (soldering, 10 s)			300	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
TPD4E0	01 in DRS, DRL, and DPK	Packages			
V <sub>(ESD)</sub> Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	All pins except 1, 2, 4, and 5	±2000	
	Electrostatic discharge		Pins 1, 2, 4, and 5	±15000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	All pins	±1000	
TPD4E0	01 in DBV and DCK Packa	ges	·		
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	All pins except 1, 3, 4, and 6	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	ANSI/ESDA/JEDEC JS-001	Pins 1, 3, 4, and 6	±15000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	All pins	±1000	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 ESD Ratings: Surge Protection

				VALUE	UNIT		
TPD4E0	TPD4E001 in DRS, DRL, and DPK Packages						
V <sub>(ESD)</sub> Electrostatic discharge		IEC 61000-4-2 contact discharge	All pins	±8000			
	Electrostatic discharge	IEC 61000-4-2 air-gap discharge	All pins	±15000	V		
TPD4E001 in DBV and DCK Packages							
V Floatrostatio disaborgo		IEC 61000-4-2 contact discharge	All pins	±8000			
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 air-gap discharge	All pins	±15000	V		

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T <sub>A</sub> , operating free-air temperature range		-40	85	°C
Operating voltage	V <sub>CC</sub> pin	0.9	5.5	V
	IO1, IO2 pins	0	$V_{CC}$	V

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **STRUMENTS**

#### 6.5 Thermal Information

			TPD4E001				
THERMAL METRIC <sup>(1)</sup>		THERMAL METRIC <sup>(1)</sup> DRL (SOT)		DCK (SC70)	DPK (USON)	DRS (SON)	UNIT
		6 PINS	6 PINS	6 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	226.4	259.7	251.1	247.6	91.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	90.3	186.5	88.1	124.8	106.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.2	107.6	54.8	204.2	64.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.7	71.4	1.7	19.2	10.2	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	61.0	107.1	54.1	209.3	64.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	29.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.6 Electrical Characteristics


over operating free-air temperature range (unless otherwise noted),  $V_{CC} = 5 \text{ V} \pm 10\%$ 

	PARAMETER	TEST CONI	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>CC</sub>	Supply voltage			0.9		5.5	V	
Icc	Supply current				1	100	nA	
$V_{F}$	Diode forward voltage	I <sub>F</sub> = 10 mA				0.95	V	
$V_{BR}$	Breakdown Voltage	I <sub>BR</sub> = 10 mA		11			V	
		T <sub>A</sub> = 25°C, ±15-kV HBM,	Positive transients			V <sub>CC</sub> + 25		
		I <sub>F</sub> = 10 A	Negative transients			-25		
		T <sub>A</sub> = 25°C, ±8-kV Contact Discharge (IEC 61000-4-2), I <sub>F</sub> = 24 A	Positive transients			V <sub>CC</sub> + 60		
			Negative transients			-60		
$V_{C}$	Channel clamp voltage	±15-kV Air-Gap Discharge (IEC 61000-4-2), I <sub>F</sub> = 45 A Negative training Surge strike on IO pin,	Positive transients			V <sub>CC</sub> + 100	00 V	
			Negative transients			-100		
			Positive transients		17			
$V_{RWM}$	Reverse stand-off voltage	IO pin to GND pin	IO pin to GND pin			5.5	V	
I <sub>I/O</sub>	Channel leakage current	$V_{i/o} = GND \text{ to } V_{CC}$	$V_{i/o}$ = GND to $V_{CC}$			±1	nA	
C <sub>I/O</sub>	Channel input capacitance	$V_{CC} = 5 \text{ V}$ , Bias of $V_{CC}/2$ ; $f = 1$	0 MHz		1.5		pF	

Typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C. Non-repetitive current pulse 8/20 µs exponentially decaying waveform according to ICE61000-4-5.



## 6.7 Typical Characteristics






## 7 Detailed Description

#### 7.1 Overview

The TPD4E001 is a four-channel transient voltage suppressor (TVS) based ESD protection diode array. The TPD4E001 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4). This device has a 1.5-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces. The ultra-low leakage current (<1 nA maximum) is suitable for precision analog measurements in applications like glucose meters and heart rate monitors.

#### 7.2 Functional Block Diagram



## 7.3 Feature Description

The TPD4E001 is a uni-directional ESD protection device with low capacitance. The device is constructed with a central ESD clamp that features two hiding diodes per line to reduce the capacitive loading. This central ESD clamp is also connected to  $V_{CC}$  to provide protection for the  $V_{CC}$  line. Each IO line is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 level 4 international standard. The TPD4E001's low loading capacitance makes it ideal for protection high-speed signal terminals.

#### 7.4 Device Functional Modes

The TPD4E001 is a passive-integrated circuit that activates whenever voltages above  $V_{BR}$  or below the lower diodes  $V_{forward}$  (-0.6V) are present upon the circuit being protected. During ESD events, voltages as high as ±15 kV can be directed to ground and  $V_{CC}$  via the internal diode network. Once the voltages on the protected lines fall below the trigger voltage of the TPD4E001 (usually within 10's of nano-seconds) the device reverts back to a high-impedance state.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD4E001 is a diode array type Transient Voltage Suppressor (TVS) which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{\text{DYN}}$  of the triggered TVS holds this voltage,  $V_{\text{CLAMP}}$ , to a tolerable level to the protected IC.

## 8.2 Typical Application




Figure 4. Typical Application Schematic

#### 8.2.1 Design Requirements

For this design example, a single TPD4E001 is used to protect all the pins of two USB2.0 connectors. Given the USB application, the following parameters are known.

**Table 1. Design Parameters** 

VALUE
0 V to 3.6 V
0 V to 5.25 V
240 MHz

#### 8.2.2 Detailed Design Procedure

When placed near the USB connectors, the TPD4E001 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD4E001 ensures that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, the following layout/ design guidelines should be followed:

- 1. Place the TPD4E001 solution close to the connectors. This allows the TPD4E001 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.
- 2. Place a  $0.1-\mu F$  capacitor very close to the  $V_{CC}$  pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.



- 3. Ensure that there is enough metallization for the  $V_{CC}$  and GND loop. During normal operation, the TPD4E001 consumes nA leakage current. But during the ESD event,  $V_{CC}$  and GND may see 15 A to 30 A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.
- Leave the unused IO pins floating. In this example of protecting two USB ports, none of the IO pins will be left unused.
- 5. The V<sub>CC</sub> pin can be connected in two different ways:
  - (a) If the  $V_{CC}$  pin is connected to the system power supply, the TPD4E001 works as a transient suppressor for any signal swing above  $V_{CC}$  +  $V_F$ . A 0.1- $\mu F$  capacitor on the device  $V_{CC}$  pin is recommended for ESD bypass.
  - (b) If the  $V_{CC}$  pin is not connected to the system power supply, the TPD4E001 can tolerate higher signal swing in the range up to 10 V. Please note that a 0.1- $\mu$ F capacitor is still recommended at the  $V_{CC}$  pin for ESD bypass.

#### 8.2.3 Application Curve

Figure 5 is a capture of the voltage clamping waveform of TPD4E001DRL on IO3 during a +8kV Contact IEC61000-4-2 ESD strike.




Figure 5. TPD4E001DRL IEC61000-4-2 Voltage Clamp Waveform +8kV Contact



## 9 Power Supply Recommendations

This device is a passive ESD protection device so there is no need to power it. Take care to make sure that the maximum voltage specifications for each pin are not violated.

### 10 Layout

#### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

## 10.2 Layout Example

The following is a layout example for protecting two interface ports with the TPD4E001. One example would be two USB 2.0 ports, as was discussed in the Application and Implementation section. For the USB 2.0 example, IO1 and IO2 would be D+ and D-, respectively, of USB port 1. IO3 and IO4 would be D- and D+, respectively, of USB port 2.




Figure 6. Routing With DRL Package



## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPD4E001	Click here	Click here	Click here	Click here	Click here
TPD4E1U06	Click here	Click here	Click here	Click here	Click here

#### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

FireWire is a trademark of Apple Inc.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





12-Oct-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD4E001DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	NFY	Samples
TPD4E001DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2CF ~ 2CR) (2CP ~ 2CP)	Samples
TPD4E001DPKR	ACTIVE	USON	DPK	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2C7	Samples
TPD4E001DPKT	ACTIVE	USON	DPK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2C7	Samples
TPD4E001DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2C7 ~ 2CR) 2CH	Samples
TPD4E001DRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2C7 ~ 2CR) 2CH	Samples
TPD4E001DRSR	ACTIVE	SON	DRS	6	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

12-Oct-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPD4E001:

Automotive: TPD4E001-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com 11-May-2016

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E001DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPD4E001DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPD4E001DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TPD4E001DPKR	USON	DPK	6	5000	180.0	9.5	1.75	1.75	0.7	4.0	8.0	Q2
TPD4E001DPKT	USON	DPK	6	250	180.0	9.5	1.75	1.75	0.7	4.0	8.0	Q2
TPD4E001DRLR	SOT	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TPD4E001DRSR	SON	DRS	6	1000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 11-May-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	i ackage Type	I ackage Drawing	1 1113	31 W	Length (IIIII)	widii (iiiii)	rieigiit (iiiii)
TPD4E001DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPD4E001DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
TPD4E001DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TPD4E001DPKR	USON	DPK	6	5000	184.0	184.0	19.0
TPD4E001DPKT	USON	DPK	6	250	184.0	184.0	19.0
TPD4E001DRLR	SOT	DRL	6	4000	202.0	201.0	28.0
TPD4E001DRSR	SON	DRS	6	1000	367.0	367.0	35.0

# DBV (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DRL (R-PDSO-N6)

# PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



# DRL (R-PDSO-N6)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



# DRS (S-PWSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.

  - SON (Small Outline No—Lead) package configuration.
    The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# DRS (S-PWSON-N6)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207663/E 07/11

NOTE: All linear dimensions are in millimeters



# DRS (S-PWSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



# DPK (S-PUSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD




 A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice. NOTES:



# DPK (S-PUSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity