SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688, SN74LS682, SN74LS684 THRU SN74LS688 **8 BIT MAGNITUDE/IDENTITY COMPARATORS**

SDLS008

- Compares Two-8-Bit Words
- Choice of Totem-Pole or Open-Collector Outputs
- Hysteresis at P and Q Inputs
- 'LS682 has 20-kΩ Pullup Resistors on the Q Inputs
- SN74LS686 and 'LS687 . . . JT and NT 24-Pin, 300-Mil Packages

TYPE	0	P > 0	OUTPUT	OUTPUT	20-kΩ
		r / u	ENABLE	CONFIGURATION	PULLUP
'LS682	yes	yes	no	totem-pole	yes
'LS684	yes	yes	no	totem-pole	no
'LS685	Yes	yes	na	open-collector	no
SN74LS686	yes	ves	yes	totem-pole	no
'LS687	yes	yes	yes	open-collector	no
'LS688	yes	no	yes	totem-pole	no

SN54LS687 . . . JT PACKAGE SN74LS686, SN74LS687 . . . DW OR NT PACKAGE (TOP VIEW)

P>0 G1 P0 P1 P1 P1 P1 P1 P1 P1 P1 P1 P1 P1 P1 P1	1 2 3 4 5 6 7 8 9 10	24 23 21 20 21 20 19 18 18 17 15	VCC G2 P=Q Q7 P7 NC Q6 P6 Q5 P5
	17	=	

SN54LS687 . . . FK PACKAGE (TOP VIEW)


		ድ	5	20	ÿ	$^{\rm CC}_{\rm CC}$	3	D=d		
		4	ŋ	2	1	2 в	$\frac{1}{27}$	لب 26		Ì
Q 0	Ĵ۶							:	25 [07
P 1	Þ٩							1	24 [P7
01	p۶							1	23 []	NC
NC	3							:	22 [NC
NC	٦٩							3	21 🖸	Q6
P2	010								20 [P6
02	Þ١								ъэĘ	05
		$\overline{\Box}$	13	14 CU	: 5	16 	17	18 []]		
		E	ອ	GND	NC	2	9	S		

NC-No internal connection

D2617, JANUARY 1981 - REVISED MARCH 1988

SN54LS682, SN54LS684, SN54LS685 . . . J PACKAGE SN74LS682, SN74LS684, SN74LS685 . . . DW OR N PACKAGE (TOP VIEW)

SN54LS682, SN54LS684, SN54LS685 . . . FK PACKAGE (TOP VIEW)



SN54LS688 . . . J PACKAGE SN74LS688 . . . DW OR N PACKAGE (TOP VIEW)

-			
R 2 2 4 8 8 01	1 2 3 4 5 6 7	20 19 18 17 16 15 14	V_{CC} $P = Q$ $Q7$ $P7$ $Q6$ $P6$ $Q5$
22 23 23 30 6ND	7 B 9 10	14 13 12 11	05 P5 04 P4
_			

SN54LS688 FK PACKAGE (TOP VIEW)

		02 00 00 00 00 00 00 00 00 00 00 00 00 0	
	$ \subset $	3 Z i 20 19	
P1	14	18[Q7
	5	17 🖸	Ρ7
01 P2 02 P3	De	٦or	Q6
02	Þ٦	15[P6
P3	Dа	14 🗋	Q5
		9 10 11 12 13	
		8 0 8 8 8 8	

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688 SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS

description


These magnitude comparators perform comparisons of two eight-bit binary or BCD words. All types provide $\overline{P} = \overline{\Omega}$ outputs and all except 'LS688 provide $\overline{P} > \overline{\Omega}$ outputs as well. The 'LS682, 'LS684, 'LS686, and 'LS688 have totem-pole outputs, while the 'LS685 and 'LS687 have open-collector outputs. The 'LS682 features 20-k Ω pullup termination resistors on the Q inputs for analog or switch data.

FUNCTION TABLE

	INPUTS		OUTPUTS			
DATA	ENAB	ENABLES P-		P>Q		
P, Q	ចិ, ចា	GZ	r-u			
P=Q	Ľ	X	L	н		
P>Q	х	XL		L		
P <q< td=""><td>X</td><td>X</td><td>н</td><td>н_</td></q<>	X	X	н	н_		
P=Q	н	X	н	н		
P>Q	х	н	н	н		
х	н] н	н '	н		

NOTES: 1. The last three lines of the function table applies only to the devices having enable inputs, i.e., 'LS686 thru 'LS688.


- 2. The $\overline{P-Q}$ function can be generated by applying the $\overline{P-Q}$ and $\overline{P>Q}$ outputs to a 2-input NAND gate.
- 3. For 'LS686 and 'LS687, \overline{G} 1 enables $\overline{P=Q}$ and \overline{G} 2 enables $\overline{P>Q}$.



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.




SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688, SN74LS682, SN74LS684 THRU SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, JT, N, and NT packages.


schematics of inputs and outputs





SN54LS682, SN54LS684, SN54LS685 SN74LS682, SN74LS684, SN74LS685 8-BIT MAGNITUDE/IDENTITY COMPARATORS

'LS682, 'LS684, 'LS685 logic diagram (positive logic)




÷

Pin numbers shown are for DW, J, and N packages.



SN54LS687 SN74LS686, SN74LS687 8-BIT MAGNITUDE/IDENTITY COMPARATORS




Pin numbers shown are for DW, JT, and NT packages.



SN54LS682, SN54LS684, SN54LS685, SN54LS687, SN54LS688 SN74LS682, SN74LS684 THRU SN74LS688 8 BIT IDENTITY COMPARATORS

'LS688 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see	Note 1)		7 \
Input voltage: Q inputs o	f 'L\$682		5.5 \
	puts		
Off-state output voltage:	'LS685, 'LS687		7 \
Operating free-air tempera	ature range:		
SN54LS682, SN54LS	684, SN54LS685, SN54LS687	7, SN54LS688	55°C to 125°C
SN74LS682, SN74LS	684 thru SN74LS688		0°C to 70°C
	e		

NOTE 1: Voltage values are with respect to network ground terminal.



SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM POLE OUTPUTS

recommended operating conditions

		SN54LS'			SN74LS'			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.85	5	5.25	V	
High-level output current, IOH			- 400			~ 400	μA	
Low-level output current, IOL			12			24	mΑ	
Operating free-air temperature, TA	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_		*		SN54LS	3'	SN74LS'			UNIT		
	PARAMETE	R	TEST CO	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT			
VIH	High-level inp	ut voltage		-	2			2			V		
VIL	Low-level inp	ut voltage					0.7			0.8	V		
$v_{T+} - v_{T-}$	Hysteresis	P or Q inputs	$V_{CC} = MIN$			0.4			0.4		V		
⊻ik	Input clamp v	oltage	VCC = MIN.	lı = -18 mA			- 1.5			- 1.5	V		
∨он	High-level out	put voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	$V_{\rm H} = 2 V,$ $I_{\rm OH} = -400 \ \mu \rm A$	2.5			2.7			v		
VOL Low-level output voltage		$V_{CC} = MIN,$ $V_{IH} = 2 V,$	$I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	v			
		VIL = VILmax	$i_{OL} = 24 \text{ mA}$					0.35	0.5				
l)	Input current at maximum	Q inputs, 'LS682	V _{CC} = MAX,	$V_{ } = 5.5 V$		-	0.1			0.1	mA		
' 		All other inputs	$V_{CC} = MAX,$	$V_1 \simeq 7 V$		0.							
ηн	High-level inp	ut current	$V_{CC} = MAX$,	$V_{\parallel} = 2.7 V$			20			20	μA		
	Low-level	Q inputs, 'LS682'	V _{CC} = MAX,	V 0 4 V			-0.4			-0.4	mΑ		
հլ	input current	All other inputs	VCC = WAA,	V] # 0.4 V	-0.2			-0.2			ine.		
los [§]	Short-circuit	output current	V _{CC} = MAX,	V ₀ = 0	- 20		- 100	- 20		- 100	mA		
		'LS682	· · · · · · · · · · · · · · · · · · ·			42	70		42	70			
[Currely average	'LS684		Coo Note 1		40	65		40	65			
lcc	Supply curren	LS686	$V_{CC} = MAX,$	See Note I		44	75		44	75	5 mA		
		'LS688	1			40	65		40	65	1		

 $\stackrel{\dagger}{,}$ For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions. [‡]All typical values are at V_{CC} \approx 5 V, T_A = 25 °C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. NOTE 1: I_{CC} is measured with any \overline{G} inputs grounded, all other inputs at 4.5 V, and all outputs open.



SN54LS682, SN54LS684, SN54LS688 SN74LS682, SN74LS684, SN74LS686, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

PARAMETERT	FROM	то	TËST	'LS68	2	'LS6	84	ี่ ใ	S68	5	1	LS688	3	11507	
	(INPUTS)	(OUTPUT)	CONDITIONS	MIN TYP	MAX	MIN TY	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT	
tPLH	P	P≖Q		13	25	1	5 25		13	25		12	18		
tPHL	F	F≡Q		15	25	1	7 25		20	30		17	23	ns	
^t PLH	٩	$\overline{P} = \hat{Q}$		14	25	1	3 25		13	25		12	18		
TPHL	<u>u</u>	F=Q	P 667.0	15	25	1	5 25	1	21	30		17	23	ns	
tPLH	ថ្មី, ថ្មី1	$\overline{P=0}$	$R_{L} = 667 \Omega,$						11	20		12	18		
^t PHL	G, G1	r=Q	$C_L = 45 \text{ pF},$			1		1	19	30		13	20 ^{ns}		
tPLH	P	P>Q	All other	20	30	2:	2 30	1	19	30			<u> </u>		
tPHL		r>u	inputs low,	15	30	1	7 30		15	30				ns	
^t PLH	Q	P>Q	See Note 2	21	30	2	1 30		18	30					
tPHL	u	r>Q		19	30	20) 30	1	19	30				n\$	
tplH	Ğ2	<u>₽></u> Q						†	21	30					
t _{PHI}	52	1 P>Q					1		1	16	25				ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$

[†]tpLH = propagation delay time, low-to-high-level outputs; tpHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



SN54LS685, SN54LS687 SN74LS685, SN74LS687, SN74LS688 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH TOTEM-POLE OUTPUTS

recommended operating conditions

		SN54LS'			SN74LS		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.85	5	Б.25	V
High-level output current, VOH			5.5		-	5.5	V
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	BARANG-FR		TEST CONDITIONS [†]			3'	SN74LS'			
	PARAMETER	1EST CONL				MAX	MIN	TYP	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
V _{T+} - '	VT _ Hysteresis P or Q inputs	Vcc = MIN			0.4			0.4		۷
VIK	Input clamp voltage	VCC = MIN,	l _l = -18 mA	[- 1.5			- 1.5	V
юн	High-level output voltage	V _{CC} = MIN, VIL = VILmax,	V _{IH} = 2 V, V _{OH} = 5.5 V			250			100	μA
Vol	Low-level output voltage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	IOL = 12 mA		0.25	0.4		0.25	0.4	v
-0L		$V_{IL} = V_{IL}max$	l _{OL} = 24 mA	ļ				0.35	0.5	
_կ		VCC = MAX,	V1 = 7 V	}		0.1			0.1	mA
Чн.	High-level input current	$V_{CC} = MAX,$	V ₁ = 2.7 V			20			20	μA
ι _L	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V	1		-0.2			-0.2	mA
	Supply 'LS685			[40	65		40	65	
lcc	current 'LS687	$-V_{CC} = MAX,$	See Note 1		44	75		44	75	mA

 † For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C. NOTE 1: I_{CC} is measure with any \overline{G} inputs grounded, all other inputs at 4.5 V, and all outputs open.

SN54LS685, SN54LS687 SN74LS685, SN74LS687 8-BIT MAGNITUDE/IDENTITY COMPARATORS WITH OPEN-COLLECTOR OUTPUTS

PARAMETER	FROM	то	TEST CONDITIONS	1	'LS685		'L\$687			UNIT	
CANAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
tPLH	P	P=Q			30	45		24	35		
1PHL	г 	r=u			19	35		20	30	ns	
^t PLH		P≂a			24	45	_	24	35		
^t PHL	<u>u</u>	F≈u	R 887.0		23	35		20	30	ńs	
tpLH_	G, G1	P=Q	$R_{L} \simeq 667 \Omega,$					21	35		
трнL	9,91	r=u	Сі = 45 pF,					18	30	ns	
tPLH	Ρ	P>Q	All other inputs low,		32	45		24	35	ns	
^t PHL	r	P>U			16	35		16	30		
TPLH	Q	P>Q	See Note 2		30	45		24	35		
^t PHL	<u>u</u>	P>u			20	35		16	30	ns	
^t PLH	<u>6</u> 2							24	35		
^t PHL								15	30	ns	

switching characteristics, $V_{CC} = 5 V$, $T_A \approx 25 °C$

[†]tPLH = propagation delay time, low-to-high-level outputs; tPHL = propagation delay time, high-to-low-level output. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





17-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
8415101RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415101RA SNJ54LS682J	Samples
8415101SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415101SA SNJ54LS682W	Samples
8415101SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415101SA SNJ54LS682W	Samples
84152012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84152012A SNJ54LS 684FK	Samples
8415201RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415201RA SNJ54LS684J	Samples
84153012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84153012A SNJ54LS 688FK	Samples
8415301RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415301RA SNJ54LS688J	Samples
8415301SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415301SA SNJ54LS688W	Samples
SN54LS682J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS682J	Samples
SN54LS682J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS682J	Samples
SN54LS684J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS684J	Samples
SN54LS688J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS688J	Samples
SN74LS682DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Samples
SN74LS682DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Samples
SN74LS682DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Samples
SN74LS682DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Samples
SN74LS682DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Samples



PACKAGE OPTION ADDENDUM

17-Dec-2015

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sam
SN74LS682DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS682	Sam
SN74LS682N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS682N	Sam
SN74LS682N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS682N	Sam
SN74LS682NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS682	Sam
SN74LS682NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS682	San
SN74LS684DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS684	San
SN74LS684DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS684	San
SN74LS684N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS684N	Sar
SN74LS684NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS684N	Sar
SN74LS684NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS684	Sar
SN74LS686DW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	0 to 70		
SN74LS686NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 70		
SN74LS687NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 70		
SN74LS687NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 70		
SN74LS688DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS688	Sar
SN74LS688DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS688	Sar
SN74LS688DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS688	Sar
SN74LS688N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS688N	Sar
SN74LS688N3	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI	0 to 70		
SN74LS688NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS688N	San



PACKAGE OPTION ADDENDUM

17-Dec-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS688NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS688	Samples
SNJ54LS682J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415101RA SNJ54LS682J	Samples
SNJ54LS682J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415101RA SNJ54LS682J	Samples
SNJ54LS682W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415101SA SNJ54LS682W	Samples
SNJ54LS682W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415101SA SNJ54LS682W	Samples
SNJ54LS684FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84152012A SNJ54LS 684FK	Samples
SNJ54LS684J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415201RA SNJ54LS684J	Samples
SNJ54LS688FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84153012A SNJ54LS 688FK	Samples
SNJ54LS688J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415301RA SNJ54LS688J	Samples
SNJ54LS688W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8415301SA SNJ54LS688W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

17-Dec-2015

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS682, SN54LS684, SN54LS688, SN54LS688-SP, SN74LS682, SN74LS684, SN74LS688 :

- Catalog: SN74LS682, SN74LS684, SN74LS688, SN54LS688
- Military: SN54LS682, SN54LS684, SN54LS688
- Space: SN54LS688-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS682DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS682NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1
SN74LS684DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS684NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1
SN74LS688DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS688NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS682DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS682NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS684DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS684NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS688DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS688NSR	SO	NS	20	2000	367.0	367.0	45.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



NT (R-PDIP-T**) 24 pins shown

PLASTIC DUAL-IN-LINE PACKAGE



All integrations are in minimeters. Dimensioning and toil
 B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated